Rapid progress in the fabrication techniques of silicon single-electron transistors (SETs) and single-hole transistors (SHTs) has made it possible to observe large Coulomb blockade (CB) oscillations even at room temperature (RT) [1,2]. In RT-operating SETs or SHTs with an ultra-small dot, quantum mechanical effects such as negative differential conductance (NDC) appear. Very recently, we have succeeded in the first RT observation of NDC in a multiple-dot SET [3] and a single-dot SHT [2]. Although most of the conventional SET/SHT circuit design had not considered the quantum effects, we proposed and demonstrated highly-functional logic operation using NDC observed in RT-operating SHTs for the first time [2]. On the other hand, NDC characteristics in resonant tunneling diodes (RTDs) or Esaki diodes have been extensively studied for static memory applications [4][5][6][7]. Although the number of devices constructing one memory cell can be significantly reduced in the proposed NDC-based static memories, it is very difficult to integrate them into the existing CMOS VLSI due to their vertical structures.
Introduction
Rapid progress in the fabrication techniques of silicon single-electron transistors (SETs) and single-hole transistors (SHTs) has made it possible to observe large Coulomb blockade (CB) oscillations even at room temperature (RT) [1, 2] . In RT-operating SETs or SHTs with an ultra-small dot, quantum mechanical effects such as negative differential conductance (NDC) appear. Very recently, we have succeeded in the first RT observation of NDC in a multiple-dot SET [3] and a single-dot SHT [2] . Although most of the conventional SET/SHT circuit design had not considered the quantum effects, we proposed and demonstrated highly-functional logic operation using NDC observed in RT-operating SHTs for the first time [2] . On the other hand, NDC characteristics in resonant tunneling diodes (RTDs) or Esaki diodes have been extensively studied for static memory applications [4] [5] [6] [7] . Although the number of devices constructing one memory cell can be significantly reduced in the proposed NDC-based static memories, it is very difficult to integrate them into the existing CMOS VLSI due to their vertical structures.
In this paper, we propose a new static memory based on NDC in RT-operating SHTs. We fabricate an SHT showing NDC and a load pMOSFET on one chip. Gate-controllable latch operation at low supply voltage is demonstrated at RT.
Fabrication and Device Characteristics
An SHT is fabricated in the form of a p-type ultranarrow wire channel MOSFET [2]. The extremely narrow channel is formed on a 20-nm-thick SOI by EB lithography, anisotropic etching using TMAH and isotropic etching using SC1 (NH 4 OH/H 2 O 2 /H 2 O). After wet etching, the wire channel is slightly oxidized. The thickness of the thermal gate oxide is 10 nm. Additional 35-nm-thick gate oxide is deposited by LP-CVD. The channel length is 90 nm, and the final channel width and height are estimated to be less than 5 nm. A dot and tunneling barriers are self-formed in the constricted channel, and the device acts as an SHT [2] . Fig. 1 shows the RT I d -V g characteristics of the fabricated SHT. All the measurements in this paper were performed at RT. Large CB oscillation with the peak-tovalley current ratio (PVCR) of 10.5 is observed. Fig. 2 shows the RT I d -V ds characteristics of the same device at various V g . At V g of -0.3 V, clear NDC with the PVCR of 6.5 is observed. As V g is decreased, the NDC peak shifts to lower V ds . This controllability of NDC curves by V g is the prominent feature of NDC in SHTs [2] .
Room-Temperature Latch Operation
We propose a new type of static memory using NDC observed in RT-operating SHTs. For demonstration of basic latch operation, we construct the circuit illustrated in Fig. 3 . The SHT showing NDC (Fig. 2) is serially connected to a load pMOSFET which was fabricated on the same chip. Fig.  4 shows the load curve diagram of this circuit when V g-SHT is -0.4 V and V dd is increased. The gate bias of the load pMOSFET (V g-MOS -V dd ) is fixed at -5 mV. For load curves A and C, there is only one stable operation point. But, there are two stable points for the curve B.
Figs. 5 and 6 show the measured I-V dd and V out -V dd characteristics where V dd is scanned from 0 V to 0.5 V and back to 0 V. Hysteresis appears in the range where two stable points exist in the load curve diagram. When V g-SHT is -0.4 V, two stable V out (0.07 V and 0.17 V) exist (that is, 1 bit can be stored) for V dd of as low as 0.2 V. Moreover, V dd range where hysteresis appears can be controlled by V g-SHT and (V g-MOS -V dd ).
Discussions
Since one of the stable points for the curve B is inevitably located near the NDC peak in Fig. 4 , large current flows at the standby mode in the circuit of Fig. 3 . To overcome this problem, the configuration of seriallyconnected two SHTs (Fig. 7) can be adopted. In the load curve diagram (Fig. 8) , both stable points are located near the NDC valleys, and thus standby currents are suppressed.
Here, we discuss the advantages of this SHT memory. First, this memory is highly compatible with the existing CMOS VLSI because of its silicon-based planar structure. Second, the area of the memory cell composed of two SHTs and one MOSFET (Fig. 7) is extremely small, enabling ultra-high-dense integration. Third, low-voltage operation (V dd of 0.2 V) is possible. The last but the most important is the controllability of hysteresis curves by the gate, which cannot be achieved in the conventional NDC-based memory composed of two-terminal RTDs. Fig. 9 shows the measured V out -V g-SHT characteristics for various V dd in the circuit of Fig. 3 . For a given V dd , the noise margin can be maximized by setting V g-SHT in the middle of the hysteresis range. Hence, it is possible to optimize the operation point.
Conclusions
We have proposed a new static memory based on NDC in RT-operating SHTs, which is suitable for high-dense integration into CMOS VLSI. Gate-controllable latch operation is successfully demonstrated at the supply voltage of as low as 0.2 V at RT in the fabricated SHTpMOSFET circuit. 
